||Power line communication (PLC) system, which adopts the power line network as the transmission medium, enables broadband internet access across the house through existing AC electrical wiring. In this thesis, we design and implement a real-time OFDM transceiver for power line communications on a platform which consists of off-the-shelf digital-to-analog/analog-to-digital converters (DAC/ADC), power line coupling circuit and an FPGA board. The digital signal processing units required for the real-time OFDM transceiver, which includes OFDM symbol synchronizer, FFT processor, channel estimator/equalizer, hard decision logics, symbol/bit deinterleaver and viterbi decoder, is implemented on the FPGA. The spectral range of the transmitted signal is specified to be from 2.3MHz to 20MHz. With 64-QAM modulation and a convolutional code of code rate 1/2, the throughput of the transceiver system is around 42.5Mbps.|
||H. Meng. Y.L. Guan and S. Chen,“Modeling and Analysis of Noise Effects on Broadband Power-Line Communications,”IEEE Trans. on Power Delivery, vol. 20,Issue 2,pp 630-637, April 2005.|
蒲冠志, 電力線通訊(PLC)系統工程系列專刊(五) ─ 電力線通訊訊號傳輸特性與實測
M. Zimmermann and K. Dostert, “A Multipath Model for the Powerline Channel, ”IEEE Trans. Communications, vol. 50, Issue 4, pp. 553-559, April. 2002.
HomePlug AV White Paper.Available: http://www.homeplug.org
Ching-Huei Zheng,“A Baseband Digital Signal Processor for HomePlug AV Applications, ”National Tsing Hua University, 2006.
ETSI EN 300 744, Digital Video Broadcasting(DVB), Framing structure channel coding and modulation for digital terrestrial television. European Standard.
Shousheng He and M. Torkelson, “Designing Pipeline FFT Processor for OFDM (de) Modulation, ”URSI Int. Symp. Signals, Systems, and Electronics,vol. 29,pp 257-262, Oct. 1998.
Ping-Chun Wang, “Design and Implementation of Variable-Length Fast Fourier Transform Processor in OFDM Systems, ” National Central University,July 2007.
Ray Andraka, “A survey of CORDIC algorithms for FPGA based computers,” 1998 ACM/SIGDA Sixth International Symposium on Field programmable gate arrays, 191-200, 1998.
Chia-Hung Kuo, “Design and Implementation of Viterbi Decoder for Multi-Rate Convolutional Code in DVB-T System, ” National Central University Thesis, July 2010.