Student Number 955201106 Author Chun-Hsiang Yeh(葉竣翔) Author's Email Address No Public. Statistics This thesis had been viewed 979 times. Download 0 times. Department Electrical Engineering Year 2007 Semester 2 Degree Master Type of Document Master's Thesis Language zh-TW.Big5 Chinese Title Automatic Layout Synthesis of Array-type MiM Capacitors Date of Defense 2008-07-07 Page Count 42 Keyword Automatic Layout Spatial Correlation Abstract As semiconductor technology continues to shrink, the problem of process variation is inevitable. The parameter variations should have certain spatial correlations during IC manufacturing process because all of devices are made from the common physical process. It is the closer the less for the spatial correlation of two devices. In analog-circuit layout automation, it is to determine the best layout placement of devices by considering spatial correlation and decide, in turn, the routing styles for improving the matching of desired parameters. In this thesis, two routing styles, via-less channel routing (VLCR) and balanced-via channel routing (BVCR), are proposed for completing the layout design. An example of array-type MiM capacitors is used to demonstrate the performance of the proposed channel router. In the experiment, the cases of different capacitance ratios in different segment units are considered and the evaluation of post-simulation is performed by SPICE conjunction with the parasitic parameter extractor Calibre. From the result, it is observed that routing might contribute extra up to 5 percent of mismatch after the placement determined. Routing results in the great effect on the desired performance. Table of Content 摘要i
2.2.1. 製程偏移(Process Biases) 9
2.2.2. 繞線寄生(Parasitic Interconnect) 10
3.1.1 共質心(Common-Centroid) 15
3.1.2 空間相關(Spatial Correlation) 18
3.2.1 Via-Less Channel Routing (VLCR) 26
3.2.2 Balanced-Via Chanel Routing (BVCR) 29
第四章 實驗結果 31
4.1 實驗流程 31
4.2 模擬結果 35
Reference D. Khalil, M. Dessouky, V. Bourguet, M. M. Louerat, A. Catheline and H. Ragai, "Evaluation of Capacitance Ratios in Automated Accurate Cmmon-Centroid Capacitance Arrays," Proceedings of the 6th International Symposium on Quality of Electronic Design, March 2005, pp. 143-147.
Hastings, “The Art of Analog Layout,” Prentice Hall, 2000.
M. J. McNutt, S. LeMarquis, and J. L. Dunkley, “Systematic Capacitance Matching Errors and Corrective Layout Procedures,” IEEE J. Solid-State Circuits, vol 29, pp. 611-616, May 1994.
D. A. Johns and K. Martin, “Analog Integrated Circuit Design”, John Wiley and Sons, Inc. , 1997
D. Khalil and M. Dessouky. “Automatic Generation of Common-Centroid Capacitor Arrays with Arbitrary Capacitor Ratio “. Proc.DATE Conference, Paris, France, 576-580, Mar. 2002.
B. Razavi, “Design of Analog CMOS Integrated Circuits,” Mcgraw-Hill,2001.
C. S. G. Conroy, W. A. Lane, and M. A. Moran, “Statistical Design Techniques for D/A Converters,” IEEE Journal of Solid-State Circuits, Vol. 24, Iss. 4, Aug 1989, pp. 1118-1128.
Laker User Guide and Tutorial, November , 2003.
Laker TCL Reference, November, 2003.
Clif Flynt, “Tcl/Tk :A Developer's Guide,” Morgan Kaufmann,2003.
L. P-W., C. J-E., W. C-L , C J-J, C L-C, and W. W-C, ”Design Methodology of Analog/Mixed-Signal Circuits For Yield Enhancement,” IEEE European Test Symposium, 2008
B. Martin, “Automation comes to analog,” IEEE Spectrum, vol. 38, no.6, pp. 70–75, Jun. 2001.
Lihong Zhang, Ulrich Kleine, and Yingtao Jiang, “An Automated Design Tool for Analog Layouts,” IEEE Transactions on VLSI Systems, vol. 14, no.8, Aug. 2006.
G. Van der Plas, J. Vandenbussche, G. Gielen*,and W. Sansen, “Mondriaan : a Tool for Automated Layout Synthesis of Array-type Analog Blocks”, IEEE Custom Integrated Circuits Conference, May. 1998.
M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, “Matching properties of MOS transistors,” IEEE Journal of Solid-State Circuits, Vol. 24, Iss. 5, Oct 1989, pp. 1433-1439.
Advisor Jwu-E Chen(陳竹一)
955201106.pdf Date of Submission 2008-07-18