H.Johnson, M. Graham, "High-Speed Digitial Design --- A Handbook of Black Magic," Prentice-Hall, Inc. 1993.
 Tom Granberg, "Handbook of Digital Techniques For High-Speed Design" Prentice-Hall, Inc. 2004.
 Hong-Gee Huang, "Transmission Line Termination Methodology for Digital Signal Transmission," NCU Thesis. 1999.
 Shao-Ming Chang, "A 2.5V, 0.35um, 2.5Gbps transceiver design," NCU Tesis. 2001.
 K. J. Wong, H. Hatamkani, M. Mansuri, C. K. Yang, "A 27-mW 3.6-Gb/s I/O Transceiver," IEEE Journal of Solid-State Crcuits, 2004
 B. Razavil, "Design of Integrated Circuits for Optical Communications," McGraw-Hill, 2003
 Chang, K.-Y.K.; Wei, J.; Li, S.; Li, Y.; Donnelly, K.; Huang, C.; Sidiropoulos, S. "A 0.4-4 Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs" Symposium on VLSI Circuits Digest of Technical Papers, 2002.
 Chih-Kong Ken Yang; Ramin Farjad-Rad; Horowitz, M.A. "A 0.5-£gm CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling" IEEE Journal of Solid-State Circuits, 1998.
 PCISIG GROUP, "PCI-ExpressTM Base Specification Revision 1.0a"
 Farjad-Rad, R.; Yang, C.-K.K.; Horowitz, M.A. "A 0.3-£gm CMOS 8-Gb/s 4-PAM serial link transceiver," IEEE Journal of Solid-State Circuits, 2000.
 Lee, M.-J.E.; Dally, W.J.; Chiang, P. "Low-power area-efficient high-speed I/O circuit techniques," IEEE Journal of Solid-State Circuits, 2000.
 K. Koo, J. Seo, J. Kim, "Digitally tuneable on-chip resistor in CMOS for high-speed data transmission," 2003. ISCAS '03 Proceedings of the 2003 International Symposium on Circuits and Systems, 2003.
 H.B. Bakoglu, "Circuits, Interconnections, and Packaging for VLSI," Addison-Wesley Publication Company, 1990.
 K. Donnelly, "A 660 MB/s interface megacell portable circuit in 0.3£gm-0.7£gm CMOS ASIC," 1996 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.290-291, Feb. 1996.
 M. Galles, et al., "Spider: a high-speed network interconnect," IEEE Micro, vol.17, no.1, pp. 34-39, Jan.-Feb. 1997.
 N. Kushiyama, et al., "A 500-megabyte/s data-rate 4.5M DRAM," IEEE Journal of Solid-State Circuits, vol.28, no.4, pp. 490-498, Apr. 1993.
 E. Reese, et al., "A Phase-tolerant 3.8GB/s data-communication router for a multi-processor supercomputer backplane," 1994 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.296-297, Feb. 1994.
 A. Mu, et al., "A 285 MHz 6-port Plesiochronous Router Chip with Non-Blocking Cross-Bar Switch" Proceedings of 1996 IEEE Symposium on VLSI Circuits, pp.136-137, Jun. 1996.
 J. Kusin, et al., "The Stanford FLASH Multiprocessor," Proceedings of the 21st International Symposium on Computer Architecture, ISCA-94, pp. 274-284.
 N. McKeown, "Tina Tera: A Packer Switch Core," IEEE Micro, vol.17, no.1, pp.26-33, Jan.-Feb. 1997.
 F. Tobagi, "Fast Packet Switch Architectures for Broad" Proceedings of the IEEE,vol.78, no.1, pp.133-167, Jan. 1990.
 K.H. Cheng, et al., "A Dual-slope Phase Frequency Detector and Charge Pump Architecture to Achieve Fast Locking of Phase-Locked Loop," IEEE Trans. on Circuits and Systems Part II, Analog and Digital Signal Processing. Vol.50, pp. 892-896. Nov. 2003.
 K.H. Cheng, et al., "A Low-power High-driving Ability Voltage Control Oscillator Used in PLL," International Journal of Electronics, vol. 91, no. 6, pp. 361-375, June 2004.
 K.H. Cheng, et al., "A Fast-Lock DLL with Power-On Reset Circuit," IEICE Trans. on Fundamentals, Vol.E87-A No.9, pp.2210-2220, Sep. 2004.
 R. Mooney, et al., "A 900Mb/s bidirectional signaling scheme," IEEE Journal of Solid-State Circuits, vol.30, no.12, pp.1538-1543, Dec. 1995.
 T. Takahashi, et al., "A CMOS Gate Array with 600Mb/s Simutaneous Bidirectional I/O Circuits," IEEE Journal of Solid-State Circuits, vol.30, no.12, pp.1544-1546, Dec 1995.