Title page for 92521014


[Back to Results | New Search]

Student Number 92521014
Author Chin-Cheng Kuo(³¢®Ê¸Û)
Author's Email Address 92521014@cc.ncu.edu.tw
Statistics This thesis had been viewed 1750 times. Download 1026 times.
Department Electrical Engineering
Year 2004
Semester 2
Degree Master
Type of Document Master's Thesis
Language English
Title Supply Noise Aware Behavioral Modeling
for Phase-Locked Loop Circuits
Date of Defense 2005-07-05
Page Count 59
Keyword
  • behavioral model
  • phase-locked loop
  • supply noise
  • Abstract  With the process technology innovating rapidly, the device size is continuing to
    scaling down. In the trend of SoC designs, traditional design techniques must be modified to solve the integration problems with over million gate counts in a single chip. In SoC era, the major design challenges are the issues of co-simulation speed and noise interactions in a mixed-signal system. Integration at layout level and running the low level post-layout simulation become almost infeasible for the modern large designs. Moreover, the supply voltage fluctuations cannot be ignored any more
    and these effects will dominate the system performances with faster switching frequency and smaller supply voltage.
     In this thesis, we propose the supply noise aware behavioral models for analog circuits, such phase-locked loop circuits, in order to estimate and handle these two integration issues. We present a bottom-up extraction flow to extract the characteristic parameters for PLL behavioral models in a short time. Then, we adjust these parameters for considering the supply noise effects such that only three post-layout simulations are enough to generate accurate behavioral models under various supply
    voltages.
     The experimental results have shown that this approach can really have accurate output responses under different supply voltages without time-consuming correlation analysis.
    Table of Content Chapter 1 Introduction.......................................................... 1
    1.1 Motivation .....................................................................................1
    1.1.1 Co-simulation Issues..............................................................................3
    1.1.2 Supply Noise Issues ...............................................................................6
    1.2 Thesis Organization ......................................................................9
    Chapter 2 Bottom-Up Extraction Approach ....................... 10
    2.1 Previous Approach ......................................................................10
    2.2 Bottom-up Extraction Approach .................................................11
    2.3 PLL Modeling Concerns .............................................................12
    2.3.1 Phase Frequency Detector....................................................................13
    2.3.2 Charge Pump........................................................................................14
    2.3.3 Loop Filter ...........................................................................................15
    2.3.4 Voltage Control Oscillator ...................................................................16
    2.3.5 Frequency Divider ...............................................................................17
    2.4 Characterization Mode................................................................17
    2.5 Modeling Process........................................................................19
    2.5.1 PFD & Divider.....................................................................................20
    2.5.2 CP & LF...............................................................................................21
    2.5.3 VCO.....................................................................................................26
    2.6 Summary .....................................................................................28
    Chapter 3 Noise Aware Models .......................................... 29
    3.1 Previous Approach......................................................................29
    3.2 Modeling the Effects of Supply Noise........................................32
    3.3 Summary .....................................................................................37
    Chapter 4 Experimental Results ......................................... 38
    Chapter 5 Conclusions........................................................ 46
    Reference .................................................................................. 47
    Reference [1] Open Verilog International, ¡§Verilog-AMS Language Reference Manual 2.1¡¨, January 2003.
    [2] IEEE Standard VHDL Analog and Mixed-Signal Extensions (IEEE Standard 1076.1-1999), December, 1999.
    [3] Manganaro, G.; Sung Ung Kwak; SeongHwan Cho; Pulincherry, A.; ¡§A
    behavioral modeling approach to the design of a low jitter clock source¡¨ , IEEE
    Trans. on Circuits and Systems II: Express Briefs, Nov. 2003.
    [4] Hinz, M.; Konenkamp, I.; Horneber, E.-H.; ¡§Behavioral modeling and simulation
    of phase-locked loops for RF front ends¡¨, Proc. of the 43rd IEEE Midwest
    Symposium, pp. 194-197, Aug. 2000.
    [5] Karray, M.; Seon, J.K.; Charlot, J.-J.; Nasmoudi, N.; ¡§VHDL-AMS modeling of
    a new PLL with an inverse sine phase detector¡¨, Behavioral Modeling and
    Simulation, pp. 80-83, Oct. 2002.
    [6] I. Martinez, P. Delatte and D. Flandre, ¡§Characterization, simulation and
    modeling of PLL under irradiation using HDL-A¡¨, Proceedings of the
    IEEE/ACM International Workshop on Behavioral Modeling and Simulation, pp.
    57-61, Oct. 2000.
    [7] K.W. Current, J.F. Parker and W.J. Hardaker, ¡§On behavioral modeling of
    analog and mixed-signal circuits¡¨, Conference Record of the Twenty-Eighth
    Asilomar Conference on Signals, Systems and Computers, Oct. 1994.
    [8] T. Murayama and Y. Gendai, ¡§A top-down mixed-signal design methodology
    using a mixed-signal simulator and analog HDL,¡¨ Design Automation
    Conference with EURO-VHDL, pp. 59-64, Sept. 1996.
    [9] B. De Smedt and G..Gielen, ¡§Models for Systematic Design and Verification of
    Frequency Synthesizers,¡¨ IEEE Transactions on Circuits and Systems II: Analog
    and Digital Signal Processing, pp. 1301¡V1308 , Oct. 1999.
    [10] A. Demir, E. Liu, A.L. Sangiovanni-Vincentelli, and I. Vassiliou, ¡§Behavioral
    simulation techniques for phase/delay-locked systems¡¨ Custom Integrated
    Circuits Conference, pp. 453¡V456, May 1994.
    [11] A. Mounir; A. Mostafa; M. Fikry; ¡§Automatic Behavioural Model Calibration
    for Efficient PLL System Verification¡¨, Design, Automation and Test in Europe
    Conference and Exhibition, pp. 280-285, 2003.
    [12] Muzhou Shao; Youxin Gao; Li-Pen Yuan; Wong, M.D.F.; ¡§IR Drop and Ground
    Bounce Awareness Timing Model¡¨, IEEE Computer Society Annual Symposium,
    May 2005.
    [13] Kobayashi, K.; Yamaguchi, J.; Onodera, H.; ¡§Measurement results of on-chip
    IR-drop¡¨, Custom Integrated Circuits Conference, May 2002.
    [14] Yungseon Eo; Eisenstadt, W.R.; Ju Young Jeong; Oh-Kyong Kwon; ¡§New
    simultaneous switching noise analysis and modeling for high-speed and
    high-density CMOS IC package design¡¨, IEEE Transactions on Components,
    Packaging and Manufacturing Technology, May 2000.
    [15] Xiaojian Mao; Huazhong Yang; Hui Wang; ¡§Behavioral modeling and
    simulation of jitter and phase noise in fractional-N PLL frequency synthesizer¡¨,
    Proceedings of the 2002 IEEE International Workshop on Behavioral Modeling
    and Simulation, Oct. 2004.
    [16] B. A. A. Antao; F. M. El-Turky; R. H. Leonowich; ¡§Behavioral modeling
    phase-locked loops for mixed-mode simulation¡¨, Analog Integrated Circuits and
    Signal Processing, 1996.
    [17] R. Y. Rubinstein, Simulation and the Monte Carlo Method, John Wiley & Sons,
    1981.
    [18] Felt, E.; Zanella, S.; Guardiani, C.; Sangiovanni-Vincentelli, A.; ¡§Hierarchical
    statistical characterization of mixed-signal circuits using behavioral modeling¡¨,
    IEEE/ACM International Conference on Computer-Aided Design, pp. 374-380,
    Nov. 1996.
    Advisor
  • Chien-Nan Jimmy Liu(¼B«Ø¨k)
  • Files
  • 92521014.pdf
  • approve immediately
    Date of Submission 2005-07-19

    [Back to Results | New Search]


    Browse | Search All Available ETDs

    If you have dissertation-related questions, please contact with the NCU library extension service section.
    Our service phone is (03)422-7151 Ext. 57407,E-mail is also welcomed.