Title page for 89521017


[Back to Results | New Search]

Student Number 89521017
Author Chien-Liang Kuo(³¢«Ø¨})
Author's Email Address ee892017@ee.ncu.edu.tw
Statistics This thesis had been viewed 3174 times. Download 3331 times.
Department Electrical Engineering
Year 2001
Semester 2
Degree Master
Type of Document Master's Thesis
Language English
Title A 1.8V¡A10GHz CMOS Frequency Synthesizer
Date of Defense 2002-07-05
Page Count 76
Keyword
  • divider
  • frequency synthesizer
  • PLL
  • Abstract The fully integrated frequency synthesizer fabricated in TSMC 0.18um CMOS technology is presented. It is capable of using in SONET (Synchronous Optical Network) OC (Optical Carrier)-192 transceiver system and also RF receiver. This frequency synthesizer adopted a monolithic VCO (Voltage Control Oscillator) with quadrature phase outputs, which oscillates around 10GHz. In its feedback path the divider is used for multiply the input reference clock. This design the multi-modulus divider can change its divisor from 512 to 519. (or just 16 for OC-192) which capable of operating around 10GHz. For such operating frequency, the ILFD (Injection Locked Frequency Divider) technique is used in the prescaler in order to approach low power design for multi-modulus divider. This frequency synthesizer operates from 9.8GHz to 10.3GHz with single 1.8v supply and consumes 85 mW. The design theory, consideration, simulation and layout will be showing as the following.
    A classical digital PLL architecture, which applies for RF system incorporating a digital divider in the feedback path for frequency multiplication, enables the function of channel selection or sigma delta modulation. Although, for the OC-192 it is divide by 16, this thesis proposed prescaler which capable of operating at 10 GHz with continuous output divide ratio. So, the design also focuses on high-speed prescaler, in order to breakthrough the circuit limitation as well as operating frequency. This thesis also proposed the ring oscillator based ILFD which fabricated on TSMC 0.25um CMOS process operating. The modulo-3 and modulo-5 ILFD operated on 7.1GHz and 18.1GHz respectively is also proposed and measured.
    Table of Content Content
    Abstract1
    Content2
    List of Figures4
    Chapter 1Introduction1
    1.1Introduction1
    1.2Thesis Organization4
    Chapter 2PFD¡BCharge Pump and Loop Filter5
    2.1Phase Frequency Detector5
    2.1.1Basic Phase Frequency Detector5
    2.1.2Reformed PFD6
    2.2Charge Pump8
    Chapter 3Voltage Control Oscillator11
    3.1General Considerations12
    3.2Phase noise13
    3.2.1Leeson¡¦s Formula14
    3.2.1.1Q of an oscillator14
    3.2.1.2Phase Noise Mechanisms19
    3.2.1.3Waveform Symmetry Properties21
    3.3Dual Loop LC-VCO22
    3.4Switched Tuning Technique24
    3.5VCO Schematic30
    3.6Simulation Result31
    Chapter 4Multi-Modulus Divider32
    4.1Architectural Approach32
    4.2Prescaler34
    4.2.1Introduction34
    4.2.2Superharmonic ILFD35
    4.2.2.1Introduction36
    4.2.2.2Injection locked frequency divider architecture38
    4.2.2.3Modulo-3 Frequency Divider40
    4.2.2.4Modulo-5 Frequency Divider41
    4.2.2.5Experimental results42
    4.2.2.6Modulo-4 Frequency Divider50
    4.2.3High Divide Ratio Multi-Phase ILFD51
    4.2.4Phase Rotate Mechanism53
    4.3Programmable Counter and Swallow Counter57
    Chapter 5Conclusion59
    Reference61
    Reference [1]C. -H. Lu, ¡§2.5 Gbps Optical Transceiver Design,¡¨ Master¡¦s thesis, National Central University, Institute of Electronics Engineering, June 2001.
    [2]M. ¡VJ. Chen, ¡§A 2V 1 GHz CMOS Phase-Locked Loop¡¨ Master¡¦s thesis, National Chiao Tung University, Institute of Electronics, June 1997.
    [3]J. Tatum and J. Guenter, ¡§Modulating VCSELs: Application Sheet¡¨, Honeywell Inc., MIRCRO SWITCH Division, Feb. 1998.
    [4]¡§An introduction to GSM,¡¨ Artech House, P. 142, 1995.
    [5]D. B. Lesson, ¡§A simple model for feedback oscillator noise spectrum,¡¨ Proc. IEEE, pp. 329-330, February 1966.
    [6]Ali Hajimiri and Thomas Lee, ¡§A general theory of phase noise in electrical oscillators,¡¨ IEEE J. of Solid-State Circuits, vol. 33, pp. 179-194, May 1998.
    [7]J. E. Post, Jr., I. R. Linseott and M. H. Oslick, ¡§Waveform symmetry properties and phase noise in oscillators,¡¨ Electronics Letters 6th August 1998 Vol. 34
    [8]Behzad Razavi, ¡§RF Microelectronics,¡¨ Pretice Hall Inc., 1998
    [9]Ting-Ping. Liu, ¡§A 6.5GHz Monolithic CMOS Voltage-Controlled Oscillator,¡¨ ISSCC Digest of Technical Papers, pp. 404-405, Febuary 17, 1999.
    [10]A.Kral, F. Behbahani, and A. A. Abidi, ¡§RF-CMOS Oscillators with Switched Tuning,¡¨ IEEE Custom Integrated Circuits Conference, pp. 555-558, 1998.
    [11]B. Razavi, ¡§A study of phase noise in CMOS oscillators,¡¨ IEEE J. of Solid-State Circuits, vol. 31, no. 3, pp. 331-343, 1996.
    [12]Wallace Ming Yip Wong, et al, ¡§A Wide Tuning Range Gated Varactor,¡¨ IEEE J. of Solid-State Circuits, vol. 35, pp. 773-778, May 1997.
    [13]M. H. Perrott, ¡§Techniques for High Data Rate Modulation and Low Power Operation of Fractional-N Frequency Synthesizers¡¨, MIT express
    [14]Thomas H. Lee, et al, ¡§ 5 GHz CMOS Wireless LANs, ¡§ IEEE Transactions on Microwave Theory and Techniques, vol. 50, no. 1, Jan 2002.
    [15]H. Wang, et al., ¡§A 1.8V 3mW 16.8GHz Frequency Divider in 0.25mm CMOS.¡¨ ISSCC digest of technical papers, pp. 196-197, Feb. 2000.
    [16]Hui Wu and Ali Hajimiri, ¡§A 19 GHz 0.5 mW 0.35 £gm CMOS frequency divider with shunt-peaking locking-range enhancement¡¨. 2001 ISSCC digest of technical papers, pp. 412-413.
    [17]Hamid R. Rategh and Thomas H. Lee, ¡§ Superharmonic injection-locked frequency dividers¡¨, IEEE Journal of Solid-State Circuits, vol. 34, no 6, pp. 813-821, June.1999.
    [18]R. Adler, ¡§A Study of Locking Phenomena in Oscillators,¡¨ Proc. IRE, vol 34, pp. 351-357, June 1946.
    [19]Herbert Knapp, et al, ¡§25 GHz static frequency divider and 25 Gb/s multiplexer in 0.12£gm CMOS¡¨, 2002 ISSCC digest of technical papers, pp. 302-303.
    [20]N. Foroudi and T. A. Kwasniewski, ¡§CMOS High-Speed Dual-Modulus Divide-by-128/129 Prescaler in 0.7-um CMOS¡¨ IEEE Journal of Solid State Circuits, vol. 30, no. 2, pp. 93-100, Feb. 1995.
    [21]Rafael J. Betancourt-Zamora, et al, ¡§1 GHz and 2.8 GHz CMOS injection-locked ring oscillator prescalers¡¨, Digest of 2001 Symosium on VLSI Circuits, pp. 47-50.
    [22]Herbert Knapp, et al, ¡§25 GHz static frequency divider and 25 Gb/s multiplexer in 0.12£gm CMOS¡¨, 2002 ISSCC digest of technical papers, pp. 302-303.
    [23]Xiangdong Zhang and Ian Gresham, ¡§An analog frequency-division approach for subharmonic generation in microwave VCOs,¡¨ Digest of 1998 MTTs, pp 1581-1584.
    [24]Robert Melville and David Long, ¡§An injection-locking scheme for precision quadrature generation¡¨, Proceedings of the 2001 European Solid-State Circuits Conference, pp. 48-51.
    [25]Jan Craninckx and Michiel S. J. Steyaert, ¡§A 1.77-GHz/3-V Dual-Modulus Divide-by-128/129 Prescaler in 0.7-mm CMOS¡¨, IEEE Journal of Solid-State Circuits, VOL. 31. NO. 7, JULY 1996.
    Advisor
  • Wei-Zen Chen(³¯ÄÞ¤¯)
  • Files
  • 89521017.pdf
  • approve in 2 years
    Date of Submission 2002-07-16

    [Back to Results | New Search]


    Browse | Search All Available ETDs

    If you have dissertation-related questions, please contact with the NCU library extension service section.
    Our service phone is (03)422-7151 Ext. 57407,E-mail is also welcomed.